Multiprecision multiplication is the most expensive operation in public key-based cryptography. Therefore, many multiplication methods have been studied intensively for several decades. In Workshop on Cryptographic Hardware and Embedded Systems 2011 (CHES2011), a novel multiplication method called 'operand caching' was proposed. This method reduces the number of required load instructions by caching the operands. However, it does not provide full operand caching when changing the row of partial products. To overcome this problem, a novel method, that is, 'consecutive operand caching' was proposed in Workshop on Information Security Applications 2012 (WISA2012). It divides a multiplication structure into partial products and reconstructs them to share common operands between previous and next partial products. However, there is still room for improvement; therefore, we propose a finely designed operand-caching mode to minimize useless memory accesses when the first row is changed. Finally, we reduce the number of memory access instructions and boost the speed of the overall multiprecision multiplication for public key cryptography.
I. INTRODUCTION
Public key cryptography methods such as RSA [1] , elliptic curve cryptography (ECC) [2] , and pairing [3] involve computation-intensive arithmetic operations; in particular, multiplication accounts for most of the execution time of microprocessors. Several technologies have been proposed to reduce the execution time and computation cost of multiplication operations by decreasing the number of memory accesses, i.e., the number of clock cycles.
A row-wise method called 'operand scanning' is used for short looped programs. This method loads all operands in a row. The alternative 'Comba' is a common schoolbook method that is also known as 'product scanning.' This method computes all partial products in a column [4] . 'Hybrid scanning' combines the useful features of 'operand scanning' and 'product scanning.' By adjusting the row and column widths, we can reduce the number of operand accesses and result updates. This method has an advantage over a microprocessor equipped with many general-purpose registers [5] . 'Operand caching,' which was proposed recently in [6] , significantly reduces the number of load operations, which are regarded as expensive operations, via the caching of operands. However, this method does not provide full operand caching when changing the row of partial products. Recently, a novel method caches the required operands from the initial partial products to the final partial products. However, there is still room for further improvement in performance.
In this paper, we propose a novel efficient memory access design to minimize the number of operands and intermediate results accesses when the first row is changed. Finally, the number of required load/store instructions is reduced by 5.8%. The remainder of this paper is organized as follows: In Section II, we describe different multiprecision multiplication techniques, and in Section III, we revisit the operandcaching method and then, present the optimal memory access method. In Section IV, we describe the performance evaluation in terms of memory accesses and clock cycles. Finally, Section V concludes the paper.
II. MULTIPRECISION MULTIPLICATION AND SQUARING
In this section, we introduce various multiprecision multiplication techniques, including 'operand scanning,' 'product scanning,' 'hybrid scanning,' and 'operand caching.' Each method has unique features for reducing the number of load and store instructions. In particular, 'operand caching' reduces the number of memory accesses by caching operands to the registers. However, after the calculation of partial row products, no common operands exist. Therefore, operands should be reloaded for the next row computation. To overcome this problem, we present an advanced operand-caching method that ensures operand caching throughout the processes. As a result, the number of required load instructions decreases.
To describe the multiprecision multiplication method, we use the following notations: let A and B be two m-bit operands that are multiple-word arrays. For the sake of clarity, we describe the method by using a multiplication structure and a rhombus form, as shown in Fig. 1 . Each point represents a multiplication A[i]×B [j] . The rightmost corner of the rhombus represents the lowest indices (i, j = 0), whereas the leftmost corner denotes the highest indices (i, j = n -1). The lowermost side represents result indices C[k], which range from the rightmost corner (k = 0) to the leftmost corner (k = 2n -1).
A. Operand-Scanning Method
This method consists of two parts, i.e., inner and outer loops. In the inner loop, operand A[i] holds a value and computes the partial product with all multiple values of the multiplicand B[j] (j = 0, ..., (n -1)). In the outer loop, the index of operand A[i] increases by the word size, and then, the inner loop is executed. Fig. 1(a) shows the multiprecision multiplication technique, which is called 'operand scanning.' The arrows indicate the order of computation, and the computations are performed from the rightmost corner to the leftmost corner. In each row, load instructions are executed 2n times for loading the multiplicand result, and the store instructions are executed n times for storing the result of the partial product. The number of memory accesses ranges from n 2 + 3n to 3n 2 + 2n, which is determined by the number of available generalpurpose registers for caching intermediate results.
B. Product-Scanning Method
This method computes all partial products in the same column by using multiplication and addition [4] . Because each partial product in the column is computed and then accumulated, registers are not needed for intermediate results. The results are stored once, and the stored results are not reloaded because all computations have already been completed. To perform multiplication, three registers for accumulation and two registers for the multiplicand, i.e., a total of five registers, are required. When the number of registers increases to more than five, the remaining registers can be used for caching operands. 
C. Hybrid-Scanning Method
This method combines the useful features of 'operand scanning' and 'product scanning' [5] . Multiplication is performed on a block scale by using 'product scanning.' The number of rows within the block is defined as d, and the inner block partial products follow the 'operand scanning' rule. Therefore, this method reduces the number of load instructions by sharing the operands within the block. The number of rows increases with an increase in the number of available registers. Therefore, the number of memory accesses can be reduced by maximizing the number of shared operands. transition, there are no common operands between block 2 and block 3. Therefore, all operands need to be reloaded from memory. The total number of memory accesses is 2 ⌈ 2 ⌉ + 2 , which is determined by the number of rows in block d.
D. Operand-Caching Method
This method follows 'product scanning,' but it divides the calculation into several row sections [6] . By reordering the sequence of the inner and outer row sections, the previously loaded operands in the working registers are reused for computing the next partial products. A few store instructions are added, but the number of required load instructions is reduced. The number of row sections is given by = ⌊ ⌋, and e denotes the number of words used to cache a digit in the operand. 
III. CONSECUTIVE OPERAND-CACHING METHOD
In this section, we introduce consecutive operand-caching multiprecision multiplication [7] . Because this method is based on 'operand caching,' it can perform multiplication with a reduced number of memory accesses for operand load instructions by using caching operands. However, the previous method has to reload operands whenever a row is changed, which generates an unnecessary overhead.
To overcome these shortcomings, the method divides the rows and re-scheduled the multiplication sequences. Thus, they found a contact point among rows that share the common operands for partial products. Therefore, they can cache the operands by sharing the operands when a row is changed. A detailed example is shown in Fig. 2 .
A. Structure of Consecutive Operand Caching
The size of the caching operand e and the number of elements n are set to 2 and 8, respectively. The value e is determined by the number of working registers in the platform. The number of rows is r = 4, following the notation = ⌊ ⌋. Given the number of working registers w, the value is w = 3 + 2e. Three working registers are used for accumulating the intermediate results obtained from the partial products.
Fig. 2.
Consecutive operand-caching method [7] . The algorithm is divided into three parts. The initialization block is the top of the rhombus and the remaining rows are divided into two parts, and . The part is located at the bottom of the rhombus. The remaining rows, , are divided into two parts on the basis of the following condition. If ⌊ ⌋ = is true, is not divided; otherwise, is divided into the and parts. The part is the last sequence of the rows that have a different operand size from the other rows because the size of operands A in the last part, n -re, is smaller than e. An example of is shown in Fig. 3(b, e, f, g, and h ). All the partial products are computed from right to left, and the detailed process is described as follows.
B. Top of Rhombus
The block located at the top of the rhombus executes 'product scanning' using operands of size (n -re). Operands A [6, 7] and B[0,1] are used for the process, which is shown in Fig. 3 . In the computation of the partial products, the number of caching operands is smaller than the number of required operands e. Therefore, the operand reload process does not occur. If ⌊ ⌋ = is true, the process is skipped.
C. Row Processing
The row parts compute the overlapping store and load instructions between the bottom and the upper rows. 
F. End Rows
The part occurs when the condition is ⌊ ⌋ ≠ . Most processes are equal to , but in the last part, the computation of partial products using operands A[i] (re ≤ i < n) with B[j] (n -re ≤ j < n) is different. Because the remaining operands A[i] are smaller than the caching operand e, the partial products are computed with the narrower width of operands than in the case of .
G. Consecutive Operand Caching with Common Operands
In this section, we will describe the features of common operands for consecutive operand caching. The process is computed in the following order: [1] are maintained and used for the computation of the bottom of 0 , loading operand B in an ascending order. After these computations, in process (c), the remaining 0 is computed by caching operands B [6] and B [7] . After these operations, the row is changed from row0 to row1. In this case, we still have common operands A [2] and A [3] . The remaining parts can also be computed with this procedure. Therefore, we can keep these operands throughout the process.
H. Full Operand-Caching Multiplication
Earlier, we discussed that the operand-caching method highly optimizes the number of memory accesses by finely caching operands. However, we found that the method has room for performance improvement in the case of ( − ≠ 0) where the operand size, cached operand, and the number of rows are denoted by n, e, and r, respectively. This is because previous works missed two things. First, operands of the top block can be cached on the basis of the size of the cached operand (e) during operand caching. Second, the number of intermediate memory accesses in the bottom block can be reduced by adjusting the size of the structure in consecutive operand caching.
In the following section, we present two cases on the basis of the operand size (n) and the cached operand size (e) because the consecutive operand-caching method has an inefficient structure when the value (n -re) is smaller than (e). In Fig. 4 , at row r 2 , partial products of A [6] , A [7] , and B[2]-B [7] are calculated. In this case, the value (n -re) and the value (e) are the same, and operand caching is efficiently conducted. However, if (n -re) is smaller than (e), this process is inefficient because the size of operand caching is down to (n -re) and partial products are calculated according to a narrow long tail-shaped computation order. With this insight, we set specific equations for selecting an appropriate multiplication method depending on the operand size (n) and the caching operand size (e). 
IV. RESULTS
In this section, we analyze the complexity of memory accesses, which are expensive instructions in the practical implementations of multiprecision multiplication. To show performance enhancement, we implemented methods on a representative 8-bit AVR microprocessor.
A. Memory Access
Since memory access is the most time-consuming operation, we calculated the number of memory accesses. The number of load and store instructions in the operandcaching method is calculated as follows: the notation p denotes the index of the row for the partial product. The consecutive operand-caching method is evaluated under the condition ⌊ / ⌋ ≠ / . This case is previously considered an inefficient part due to the effect of the longtail problem, but in this paper, we improved this drawback by introducing novel structures. Eqs. (3) and (4) express the costs of the load and store instructions for the consecutive operand-caching method, respectively. 
The full operand-caching method uses relatively few memory accesses including the load and store operations. In the case of normal operand caching, we can decrease the number of operand accesses by e = (n -re), and the load and store operations are generalized in Eqs. (5) and (6) . In the case of consecutive operand caching, the number of load and store operations is decreased by e = (n -re). Finally, the load and store operations are derived in Eqs. (7) and (8), respectively. In Tables 1 and 2 , the number of memory accesses is described. The number of memory accesses is reduced by 5.8% using the proposed method. 
B. Evaluation on 8-Bit Platform AVR
We evaluated the performance of the proposed method by using MICAz mote, which is equipped with an ATmega128 8-bit processor clocked at 7.3728 MHz. It has a 128-kB EEPROM chip and a 4-kB RAM chip [8] . The ATmega128 processor has an RISC architecture with 32 registers. Among them, six registers (r26-r31) serve as special pointers for indirect addressing. The remaining 26 registers are available for arithmetic operations. One arithmetic instruction incurs one clock cycle, and a memory instruction or memory addressing or 8-bit multiplication incurs two processing cycles. We used six registers for the operand and result pointer, two for the multiplication result, four for accumulating the intermediate result, and the remaining registers for caching operands. In the case of multiplication, the proposed method requires a small number of memory accesses, which can reduce the required operand access. To optimize performance, we further applied the carry-once method, which updates two intermediate results at once [9] , which in turn reduces an addition operation in every intermediate update.
In Table 3 , we compared the proposed method including consecutive operand caching and fully consecutive operand caching with operand caching. In four representative cases, we achieved performance enhancement by 1.63% and 2.34% for consecutive operand caching and fully consecutive operand caching as compared to operand caching, respectively. The detailed instruction information is available in Table 4 .
C. Limitation of the Proposed Method
RSA and ECC are widely used in public key cryptography. Compared to ECC, RSA requires at least 1024-or 2048-bit multiplication. The operand size is highly related to performance. When it comes to embedded processors, 2048-bit RSA is extremely slow. Recently, Liu and Großschädl [10] proposed a hybrid finely integrated product scanning method that achieved 220,596 clock cycles for 1024-bit multiplication. The problem was that the focus was only on fast implementation, and therefore, all the program codes were written in unrolled way. However, in the case of 1024-bit multiplication, the code size was about 100 kB. Furthermore, the proposed method cannot be used for all microprocessors. The MSP430 and SIMD processors have different hardware multipliers and instruction sets; therefore, a straightforward implementation of the proposed method does not guarantee high performance [9, 11] . In this case, we should carefully re-design the multiplication method to fully exploit the advantages of both specific hardware multipliers and multiplication structures.
V. CONCLUSION
The previous best-known method reduced the number of load instructions by using caching operands. However, there is a little room for further performance improvement, which could be brought about by reducing the number of load instructions. In this study, we attempted to achieve high performance enhancement by introducing a fully operand cached version of the previous design. The evaluation results showed an improvement in the performance of this method, brought about by an analysis of the total number of load and store instructions. For more practical results, we implemented the method using a microprocessor and evaluated the clock cycles for the operation. This algorithm could be applied to other platforms and various public key cryptography methods.
